A Novel Approach to Develop Low Power MACs for 2D Image Filtering

Rashmi Samanth, Vishnumurthy Kedlaya K, Subramanya G. Nayak

Research output: Contribution to journalArticlepeer-review

Abstract

In emerging technologies, a vital role is played by ASIC designs in processor operations. There is a necessity to develop such a processor composed of low power blocks. This paper discusses the design exploration of the fixed-point multiply-accumulate unit to achieve high-speed and low power consumption. A 2D image convolution process is developed by stacking and combining several MAC blocks. The developed MAC comprises a sequential multiplier, controller, and optimized adder units. The entering image pixels and kernel pixels are checked for similarity and accordingly isolated by the controller unit, thereby saving power by eliminating the redundant multiplications. A novel idea of reducing the additions in image filtering operations is incorporated in the design. The performance of the proposed MAC showed a 28% power reduction compared to the conventional approaches.

Original languageEnglish
Article number9352751
Pages (from-to)28421-28428
Number of pages8
JournalIEEE Access
Volume9
DOIs
Publication statusPublished - 2021

All Science Journal Classification (ASJC) codes

  • Computer Science(all)
  • Materials Science(all)
  • Engineering(all)

Fingerprint Dive into the research topics of 'A Novel Approach to Develop Low Power MACs for 2D Image Filtering'. Together they form a unique fingerprint.

Cite this