An efficient VLSI architecture for two-dimensional discrete wavelet transform

Rohan Pinto, Kumara Shama

Research output: Contribution to journalArticle

Abstract

In this paper, a memory efficient 2-D discrete wavelet transform (DWT) structure is presented for high-speed application. The architecture is based on the modified lifting scheme to reduce the critical path to one multiplier delay. In order to increase the speed of processing, four pipeline stages are introduced in the structure. The computation time for an N × N image is N2/4, as the throughput rate of the structure is four. The results after comparison reveal that the proposed architecture has a temporal memory lower than the other DWT architectures. The Z-scan method is employed to fetch the input data which suits the transpose unit design. Five registers and a multiplexer constitute a transpose unit, which is required to transpose the data between the row and the column processor. The proposed 2-D dual-scan DWT architecture has the merits of low latency, low control complexity and regular signal flow, making it suitable for a very large-scale integration (VLSI) implementation. The architecture is modelled in VHDL and synthesised with the CMOS 180 nm technology.

Original languageEnglish
Pages (from-to)179-191
Number of pages13
JournalInternational Journal of High Performance Systems Architecture
Volume8
Issue number3
DOIs
Publication statusPublished - 01-01-2018

Fingerprint

VLSI circuits
Discrete wavelet transforms
Data storage equipment
Computer hardware description languages
Pipelines
Throughput
Processing

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture

Cite this

@article{20992fdcf18647d3bef597e7300a07a4,
title = "An efficient VLSI architecture for two-dimensional discrete wavelet transform",
abstract = "In this paper, a memory efficient 2-D discrete wavelet transform (DWT) structure is presented for high-speed application. The architecture is based on the modified lifting scheme to reduce the critical path to one multiplier delay. In order to increase the speed of processing, four pipeline stages are introduced in the structure. The computation time for an N × N image is N2/4, as the throughput rate of the structure is four. The results after comparison reveal that the proposed architecture has a temporal memory lower than the other DWT architectures. The Z-scan method is employed to fetch the input data which suits the transpose unit design. Five registers and a multiplexer constitute a transpose unit, which is required to transpose the data between the row and the column processor. The proposed 2-D dual-scan DWT architecture has the merits of low latency, low control complexity and regular signal flow, making it suitable for a very large-scale integration (VLSI) implementation. The architecture is modelled in VHDL and synthesised with the CMOS 180 nm technology.",
author = "Rohan Pinto and Kumara Shama",
year = "2018",
month = "1",
day = "1",
doi = "10.1504/IJHPSA.2019.100720",
language = "English",
volume = "8",
pages = "179--191",
journal = "International Journal of High Performance Systems Architecture",
issn = "1751-6528",
publisher = "Inderscience Enterprises Ltd",
number = "3",

}

An efficient VLSI architecture for two-dimensional discrete wavelet transform. / Pinto, Rohan; Shama, Kumara.

In: International Journal of High Performance Systems Architecture, Vol. 8, No. 3, 01.01.2018, p. 179-191.

Research output: Contribution to journalArticle

TY - JOUR

T1 - An efficient VLSI architecture for two-dimensional discrete wavelet transform

AU - Pinto, Rohan

AU - Shama, Kumara

PY - 2018/1/1

Y1 - 2018/1/1

N2 - In this paper, a memory efficient 2-D discrete wavelet transform (DWT) structure is presented for high-speed application. The architecture is based on the modified lifting scheme to reduce the critical path to one multiplier delay. In order to increase the speed of processing, four pipeline stages are introduced in the structure. The computation time for an N × N image is N2/4, as the throughput rate of the structure is four. The results after comparison reveal that the proposed architecture has a temporal memory lower than the other DWT architectures. The Z-scan method is employed to fetch the input data which suits the transpose unit design. Five registers and a multiplexer constitute a transpose unit, which is required to transpose the data between the row and the column processor. The proposed 2-D dual-scan DWT architecture has the merits of low latency, low control complexity and regular signal flow, making it suitable for a very large-scale integration (VLSI) implementation. The architecture is modelled in VHDL and synthesised with the CMOS 180 nm technology.

AB - In this paper, a memory efficient 2-D discrete wavelet transform (DWT) structure is presented for high-speed application. The architecture is based on the modified lifting scheme to reduce the critical path to one multiplier delay. In order to increase the speed of processing, four pipeline stages are introduced in the structure. The computation time for an N × N image is N2/4, as the throughput rate of the structure is four. The results after comparison reveal that the proposed architecture has a temporal memory lower than the other DWT architectures. The Z-scan method is employed to fetch the input data which suits the transpose unit design. Five registers and a multiplexer constitute a transpose unit, which is required to transpose the data between the row and the column processor. The proposed 2-D dual-scan DWT architecture has the merits of low latency, low control complexity and regular signal flow, making it suitable for a very large-scale integration (VLSI) implementation. The architecture is modelled in VHDL and synthesised with the CMOS 180 nm technology.

UR - http://www.scopus.com/inward/record.url?scp=85069506431&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85069506431&partnerID=8YFLogxK

U2 - 10.1504/IJHPSA.2019.100720

DO - 10.1504/IJHPSA.2019.100720

M3 - Article

AN - SCOPUS:85069506431

VL - 8

SP - 179

EP - 191

JO - International Journal of High Performance Systems Architecture

JF - International Journal of High Performance Systems Architecture

SN - 1751-6528

IS - 3

ER -