Asic design of low power-delay product carry pre-computation based multiplier

C. V.S. Chaitanya, C. Sundaresan, P. R. Venkateswaran, Keerthana Prasad

Research output: Contribution to journalArticle

Abstract

High speed and efficient multipliers are essential components in today’s computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyam sutra of Vedic Multiplication has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.

Original languageEnglish
Pages (from-to)845-852
Number of pages8
JournalIndonesian Journal of Electrical Engineering and Computer Science
Volume13
Issue number2
DOIs
Publication statusPublished - 01-02-2019

Fingerprint

Multiplier
High Speed
Computer hardware description languages
Multiplication
Digital signal processing
Cryptography
Essential Component
Energy dissipation
Electric power utilization
Design
Compiler
Hardware
Power Consumption
Signal Processing
Dissipation
Networks (circuits)
High Performance
Trade-offs
Processing
Unit

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Information Systems
  • Hardware and Architecture
  • Computer Networks and Communications
  • Control and Optimization
  • Electrical and Electronic Engineering

Cite this

@article{166d263bf2c04fbc8f3ac29fcf0f6326,
title = "Asic design of low power-delay product carry pre-computation based multiplier",
abstract = "High speed and efficient multipliers are essential components in today’s computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyam sutra of Vedic Multiplication has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.",
author = "Chaitanya, {C. V.S.} and C. Sundaresan and Venkateswaran, {P. R.} and Keerthana Prasad",
year = "2019",
month = "2",
day = "1",
doi = "10.11591/ijeecs.v13.i2.pp845-852",
language = "English",
volume = "13",
pages = "845--852",
journal = "Indonesian Journal of Electrical Engineering and Computer Science",
issn = "2502-4752",
publisher = "Institute of Advanced Engineering and Science (IAES)",
number = "2",

}

Asic design of low power-delay product carry pre-computation based multiplier. / Chaitanya, C. V.S.; Sundaresan, C.; Venkateswaran, P. R.; Prasad, Keerthana.

In: Indonesian Journal of Electrical Engineering and Computer Science, Vol. 13, No. 2, 01.02.2019, p. 845-852.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Asic design of low power-delay product carry pre-computation based multiplier

AU - Chaitanya, C. V.S.

AU - Sundaresan, C.

AU - Venkateswaran, P. R.

AU - Prasad, Keerthana

PY - 2019/2/1

Y1 - 2019/2/1

N2 - High speed and efficient multipliers are essential components in today’s computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyam sutra of Vedic Multiplication has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.

AB - High speed and efficient multipliers are essential components in today’s computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyam sutra of Vedic Multiplication has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.

UR - http://www.scopus.com/inward/record.url?scp=85060841555&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85060841555&partnerID=8YFLogxK

U2 - 10.11591/ijeecs.v13.i2.pp845-852

DO - 10.11591/ijeecs.v13.i2.pp845-852

M3 - Article

AN - SCOPUS:85060841555

VL - 13

SP - 845

EP - 852

JO - Indonesian Journal of Electrical Engineering and Computer Science

JF - Indonesian Journal of Electrical Engineering and Computer Science

SN - 2502-4752

IS - 2

ER -