Asic design of low power-delay product carry pre-computation based multiplier

C. V.S. Chaitanya, C. Sundaresan, P. R. Venkateswaran, Keerthana Prasad

Research output: Contribution to journalArticle

1 Citation (Scopus)

Abstract

High speed and efficient multipliers are essential components in today’s computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyam sutra of Vedic Multiplication has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.

Original languageEnglish
Pages (from-to)845-852
Number of pages8
JournalIndonesian Journal of Electrical Engineering and Computer Science
Volume13
Issue number2
DOIs
Publication statusPublished - 01-02-2019

    Fingerprint

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Information Systems
  • Hardware and Architecture
  • Computer Networks and Communications
  • Control and Optimization
  • Electrical and Electronic Engineering

Cite this