Combining technology mapping with layout

Massoud Pedram, Narasimha Bhat, Ernest S. Kuh

Research output: Contribution to journalArticle

4 Citations (Scopus)

Abstract

Due to the significant contribution of interconnect to the area and speed of today's circuits and the technological trend toward smaller and faster gates which will make the effects of interconnect even more substantial, interconnect optimization must be performed during all phases of the design. The premise of this paper is that by increasing the interaction between logic synthesis and physical design, circuits with smaller area and interconnection length, and improved performance and routability can be obtained compared to when the two processes are done separately. In particular, this paper describes an integrated approach to technology mapping and physical design which finds solutions in both domains of design representation simultaneously and interactively. The two processes are performed in lockstep: technology mapping takes advantage of detailed information about the interconnect delays and the layout cost of various optimization alternatives; placement itself is guided by the evolving logic structure and accurate path-based delay traces. Using these techniques, circuits with smaller area and higher performance have been synthesized.

Original languageEnglish
Pages (from-to)111-124
Number of pages14
JournalVLSI Design
Volume5
Issue number2
DOIs
Publication statusPublished - 01-01-1997
Externally publishedYes

Fingerprint

Networks (circuits)
Costs
Logic Synthesis

All Science Journal Classification (ASJC) codes

  • Hardware and Architecture
  • Computer Graphics and Computer-Aided Design
  • Electrical and Electronic Engineering

Cite this

Pedram, M., Bhat, N., & Kuh, E. S. (1997). Combining technology mapping with layout. VLSI Design, 5(2), 111-124. https://doi.org/10.1155/1997/73654
Pedram, Massoud ; Bhat, Narasimha ; Kuh, Ernest S. / Combining technology mapping with layout. In: VLSI Design. 1997 ; Vol. 5, No. 2. pp. 111-124.
@article{1dc8ec9d937f4182a820fafa853bea18,
title = "Combining technology mapping with layout",
abstract = "Due to the significant contribution of interconnect to the area and speed of today's circuits and the technological trend toward smaller and faster gates which will make the effects of interconnect even more substantial, interconnect optimization must be performed during all phases of the design. The premise of this paper is that by increasing the interaction between logic synthesis and physical design, circuits with smaller area and interconnection length, and improved performance and routability can be obtained compared to when the two processes are done separately. In particular, this paper describes an integrated approach to technology mapping and physical design which finds solutions in both domains of design representation simultaneously and interactively. The two processes are performed in lockstep: technology mapping takes advantage of detailed information about the interconnect delays and the layout cost of various optimization alternatives; placement itself is guided by the evolving logic structure and accurate path-based delay traces. Using these techniques, circuits with smaller area and higher performance have been synthesized.",
author = "Massoud Pedram and Narasimha Bhat and Kuh, {Ernest S.}",
year = "1997",
month = "1",
day = "1",
doi = "10.1155/1997/73654",
language = "English",
volume = "5",
pages = "111--124",
journal = "VLSI Design",
issn = "1065-514X",
publisher = "Hindawi Publishing Corporation",
number = "2",

}

Pedram, M, Bhat, N & Kuh, ES 1997, 'Combining technology mapping with layout', VLSI Design, vol. 5, no. 2, pp. 111-124. https://doi.org/10.1155/1997/73654

Combining technology mapping with layout. / Pedram, Massoud; Bhat, Narasimha; Kuh, Ernest S.

In: VLSI Design, Vol. 5, No. 2, 01.01.1997, p. 111-124.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Combining technology mapping with layout

AU - Pedram, Massoud

AU - Bhat, Narasimha

AU - Kuh, Ernest S.

PY - 1997/1/1

Y1 - 1997/1/1

N2 - Due to the significant contribution of interconnect to the area and speed of today's circuits and the technological trend toward smaller and faster gates which will make the effects of interconnect even more substantial, interconnect optimization must be performed during all phases of the design. The premise of this paper is that by increasing the interaction between logic synthesis and physical design, circuits with smaller area and interconnection length, and improved performance and routability can be obtained compared to when the two processes are done separately. In particular, this paper describes an integrated approach to technology mapping and physical design which finds solutions in both domains of design representation simultaneously and interactively. The two processes are performed in lockstep: technology mapping takes advantage of detailed information about the interconnect delays and the layout cost of various optimization alternatives; placement itself is guided by the evolving logic structure and accurate path-based delay traces. Using these techniques, circuits with smaller area and higher performance have been synthesized.

AB - Due to the significant contribution of interconnect to the area and speed of today's circuits and the technological trend toward smaller and faster gates which will make the effects of interconnect even more substantial, interconnect optimization must be performed during all phases of the design. The premise of this paper is that by increasing the interaction between logic synthesis and physical design, circuits with smaller area and interconnection length, and improved performance and routability can be obtained compared to when the two processes are done separately. In particular, this paper describes an integrated approach to technology mapping and physical design which finds solutions in both domains of design representation simultaneously and interactively. The two processes are performed in lockstep: technology mapping takes advantage of detailed information about the interconnect delays and the layout cost of various optimization alternatives; placement itself is guided by the evolving logic structure and accurate path-based delay traces. Using these techniques, circuits with smaller area and higher performance have been synthesized.

UR - http://www.scopus.com/inward/record.url?scp=0030702322&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0030702322&partnerID=8YFLogxK

U2 - 10.1155/1997/73654

DO - 10.1155/1997/73654

M3 - Article

VL - 5

SP - 111

EP - 124

JO - VLSI Design

JF - VLSI Design

SN - 1065-514X

IS - 2

ER -