Design and Analysis of LIM Hybrid MTJ/CMOS Logic Gates

Prashanth Barla, Deeksha Shet, Vinod Kumar Joshi, Somashekara Bhat

Research output: Chapter in Book/Report/Conference proceedingConference contribution

Abstract

Surge in the power dissipation due to increased leakage current has become one of the major concern in conventional CMOS VLSI design because of reduced transistor size, lower threshold voltage and lower supply voltage. To alleviate this, we have designed hybrid magnetic tunnel junction (MTJ)/CMOS circuits based on logic-in-memory (LIM) structure for various logic gates such as NAND/AND, NOR/OR and XNOR/XOR. This paper investigates the performance of hybrid gates and the results are compared with the conventional CMOS based gates in-Terms of power, delay and device count. Hybrid gates designed in this paper are not only non-volatile in nature due to the use of MTJs but also they are found superior than the conventional CMOS circuits by dissipating less power and occupying smaller die area.

Original languageEnglish
Title of host publicationICDCS 2020 - 2020 5th International Conference on Devices, Circuits and Systems
PublisherInstitute of Electrical and Electronics Engineers Inc.
Pages41-45
Number of pages5
ISBN (Electronic)9781728163680
DOIs
Publication statusPublished - 03-2020
Event5th International Conference on Devices, Circuits and Systems, ICDCS 2020 - Coimbatore, India
Duration: 05-03-202006-03-2020

Publication series

NameICDCS 2020 - 2020 5th International Conference on Devices, Circuits and Systems

Conference

Conference5th International Conference on Devices, Circuits and Systems, ICDCS 2020
CountryIndia
CityCoimbatore
Period05-03-2006-03-20

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Computer Science Applications
  • Electrical and Electronic Engineering
  • Instrumentation

Fingerprint Dive into the research topics of 'Design and Analysis of LIM Hybrid MTJ/CMOS Logic Gates'. Together they form a unique fingerprint.

  • Cite this

    Barla, P., Shet, D., Joshi, V. K., & Bhat, S. (2020). Design and Analysis of LIM Hybrid MTJ/CMOS Logic Gates. In ICDCS 2020 - 2020 5th International Conference on Devices, Circuits and Systems (pp. 41-45). [9075774] (ICDCS 2020 - 2020 5th International Conference on Devices, Circuits and Systems). Institute of Electrical and Electronics Engineers Inc.. https://doi.org/10.1109/ICDCS48716.2020.243544