Design and sv based verification of AMBA AXI protocol for SOC integration

Rashmi Samanth, Subramanya G. Nayak

Research output: Contribution to journalArticle

Abstract

Advanced Microcontroller Bus Architecture Advanced eXtensible Interface (AMBA AXI) provided by the ARM supports the high performance and high frequency system design. The System on Chip (SOC) Integration design needs to meet the low latency and high bandwidth challenges. The complex bridges are necessary when high frequency operations are carried out and there is a need for the interface which meets the requirement for the wide range of the applications, all such requirements without the complex bridges are provided by the AMBA AXI. The verification of such a bus protocol required to make the SOC integration most robust one. System Verilog based verification methodology provides the systematic way of verifying such a SOC to make it as a most reliable one. Also, SV based assertion makes the checking all the protocols specification easier at the verification stage. In the present paper, the general design and verification methodologies for the AXI-Bus and Memory interface for SOC integration is proposed. Verilog based memory and AXI design being done using Verilog HDL and design challenges are discussed. The proposed design implementation supports single and burst based data transfers. The AXI protocol provides the dedicated channels for memory read and write operations. In this work, single master and single slave communication using AXI protocol with 32-bit SARM are designed and implemented. The System Verilog based verification environment is setup and used for the verification IP development. And SV Assertion based verification is being done to thoroughly check the AXI protocol functionality.

Original languageEnglish
Pages (from-to)1465-1469
Number of pages5
JournalInternational Journal of Recent Technology and Engineering
Volume8
Issue number2
DOIs
Publication statusPublished - 01-07-2019

Fingerprint

Microcontrollers
Computer hardware description languages
Network protocols
Data storage equipment
Data transfer
System-on-chip
Bus
Interfaces (computer)
Systems analysis
Specifications
Bandwidth
Communication

All Science Journal Classification (ASJC) codes

  • Engineering(all)
  • Management of Technology and Innovation

Cite this

@article{60506d4a34614d36a4a75eb111c251b0,
title = "Design and sv based verification of AMBA AXI protocol for SOC integration",
abstract = "Advanced Microcontroller Bus Architecture Advanced eXtensible Interface (AMBA AXI) provided by the ARM supports the high performance and high frequency system design. The System on Chip (SOC) Integration design needs to meet the low latency and high bandwidth challenges. The complex bridges are necessary when high frequency operations are carried out and there is a need for the interface which meets the requirement for the wide range of the applications, all such requirements without the complex bridges are provided by the AMBA AXI. The verification of such a bus protocol required to make the SOC integration most robust one. System Verilog based verification methodology provides the systematic way of verifying such a SOC to make it as a most reliable one. Also, SV based assertion makes the checking all the protocols specification easier at the verification stage. In the present paper, the general design and verification methodologies for the AXI-Bus and Memory interface for SOC integration is proposed. Verilog based memory and AXI design being done using Verilog HDL and design challenges are discussed. The proposed design implementation supports single and burst based data transfers. The AXI protocol provides the dedicated channels for memory read and write operations. In this work, single master and single slave communication using AXI protocol with 32-bit SARM are designed and implemented. The System Verilog based verification environment is setup and used for the verification IP development. And SV Assertion based verification is being done to thoroughly check the AXI protocol functionality.",
author = "Rashmi Samanth and Nayak, {Subramanya G.}",
year = "2019",
month = "7",
day = "1",
doi = "10.35940/ijrte.B2110.078219",
language = "English",
volume = "8",
pages = "1465--1469",
journal = "International Journal of Recent Technology and Engineering",
issn = "2277-3878",
publisher = "Blue Eyes Intelligence Engineering and Sciences Publication",
number = "2",

}

Design and sv based verification of AMBA AXI protocol for SOC integration. / Samanth, Rashmi; Nayak, Subramanya G.

In: International Journal of Recent Technology and Engineering, Vol. 8, No. 2, 01.07.2019, p. 1465-1469.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Design and sv based verification of AMBA AXI protocol for SOC integration

AU - Samanth, Rashmi

AU - Nayak, Subramanya G.

PY - 2019/7/1

Y1 - 2019/7/1

N2 - Advanced Microcontroller Bus Architecture Advanced eXtensible Interface (AMBA AXI) provided by the ARM supports the high performance and high frequency system design. The System on Chip (SOC) Integration design needs to meet the low latency and high bandwidth challenges. The complex bridges are necessary when high frequency operations are carried out and there is a need for the interface which meets the requirement for the wide range of the applications, all such requirements without the complex bridges are provided by the AMBA AXI. The verification of such a bus protocol required to make the SOC integration most robust one. System Verilog based verification methodology provides the systematic way of verifying such a SOC to make it as a most reliable one. Also, SV based assertion makes the checking all the protocols specification easier at the verification stage. In the present paper, the general design and verification methodologies for the AXI-Bus and Memory interface for SOC integration is proposed. Verilog based memory and AXI design being done using Verilog HDL and design challenges are discussed. The proposed design implementation supports single and burst based data transfers. The AXI protocol provides the dedicated channels for memory read and write operations. In this work, single master and single slave communication using AXI protocol with 32-bit SARM are designed and implemented. The System Verilog based verification environment is setup and used for the verification IP development. And SV Assertion based verification is being done to thoroughly check the AXI protocol functionality.

AB - Advanced Microcontroller Bus Architecture Advanced eXtensible Interface (AMBA AXI) provided by the ARM supports the high performance and high frequency system design. The System on Chip (SOC) Integration design needs to meet the low latency and high bandwidth challenges. The complex bridges are necessary when high frequency operations are carried out and there is a need for the interface which meets the requirement for the wide range of the applications, all such requirements without the complex bridges are provided by the AMBA AXI. The verification of such a bus protocol required to make the SOC integration most robust one. System Verilog based verification methodology provides the systematic way of verifying such a SOC to make it as a most reliable one. Also, SV based assertion makes the checking all the protocols specification easier at the verification stage. In the present paper, the general design and verification methodologies for the AXI-Bus and Memory interface for SOC integration is proposed. Verilog based memory and AXI design being done using Verilog HDL and design challenges are discussed. The proposed design implementation supports single and burst based data transfers. The AXI protocol provides the dedicated channels for memory read and write operations. In this work, single master and single slave communication using AXI protocol with 32-bit SARM are designed and implemented. The System Verilog based verification environment is setup and used for the verification IP development. And SV Assertion based verification is being done to thoroughly check the AXI protocol functionality.

UR - http://www.scopus.com/inward/record.url?scp=85070794642&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85070794642&partnerID=8YFLogxK

U2 - 10.35940/ijrte.B2110.078219

DO - 10.35940/ijrte.B2110.078219

M3 - Article

VL - 8

SP - 1465

EP - 1469

JO - International Journal of Recent Technology and Engineering

JF - International Journal of Recent Technology and Engineering

SN - 2277-3878

IS - 2

ER -