Design of high-speed multiplier architecture based on vedic mathematics

C. V.S. Chaitanya, C. Sundaresan, P. R. Venkateswaran, Keerthana Prasad, V. Siva Ramakrishna

    Research output: Contribution to journalArticle

    Abstract

    High speed and efficient multipliers are essential components in today's computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyamsutra of Vedic Multiplication has been presented in this paper. The multiplier architecture is implemented using Verilog coding and synthesise during Cadence RTL Compiler. Physical design is implemented using Cadence Encounter RTL-to-GDSII System using standard 180nm technology. The proposed multiplier architecture is compared with the conventional multiplier and the results show significant improvement in speed and power dissipation.

    Original languageEnglish
    Pages (from-to)105-108
    Number of pages4
    JournalInternational Journal of Engineering and Technology(UAE)
    Volume7
    Publication statusPublished - 01-01-2018

    Fingerprint

    Mathematics
    Computer-Assisted Signal Processing
    Technology
    Computer hardware description languages
    Digital signal processing
    Cryptography
    Energy dissipation
    Electric power utilization
    Hardware
    Networks (circuits)
    Processing

    All Science Journal Classification (ASJC) codes

    • Biotechnology
    • Computer Science (miscellaneous)
    • Environmental Engineering
    • Chemical Engineering(all)
    • Engineering(all)
    • Hardware and Architecture

    Cite this

    Chaitanya, C. V. S., Sundaresan, C., Venkateswaran, P. R., Prasad, K., & Siva Ramakrishna, V. (2018). Design of high-speed multiplier architecture based on vedic mathematics. International Journal of Engineering and Technology(UAE), 7, 105-108.
    Chaitanya, C. V.S. ; Sundaresan, C. ; Venkateswaran, P. R. ; Prasad, Keerthana ; Siva Ramakrishna, V. / Design of high-speed multiplier architecture based on vedic mathematics. In: International Journal of Engineering and Technology(UAE). 2018 ; Vol. 7. pp. 105-108.
    @article{a7b6a56671d84508a19dde1338b00883,
    title = "Design of high-speed multiplier architecture based on vedic mathematics",
    abstract = "High speed and efficient multipliers are essential components in today's computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyamsutra of Vedic Multiplication has been presented in this paper. The multiplier architecture is implemented using Verilog coding and synthesise during Cadence RTL Compiler. Physical design is implemented using Cadence Encounter RTL-to-GDSII System using standard 180nm technology. The proposed multiplier architecture is compared with the conventional multiplier and the results show significant improvement in speed and power dissipation.",
    author = "Chaitanya, {C. V.S.} and C. Sundaresan and Venkateswaran, {P. R.} and Keerthana Prasad and {Siva Ramakrishna}, V.",
    year = "2018",
    month = "1",
    day = "1",
    language = "English",
    volume = "7",
    pages = "105--108",
    journal = "International Journal of Engineering and Technology(UAE)",
    issn = "2227-524X",
    publisher = "Science Publishing Corporation Inc",

    }

    Chaitanya, CVS, Sundaresan, C, Venkateswaran, PR, Prasad, K & Siva Ramakrishna, V 2018, 'Design of high-speed multiplier architecture based on vedic mathematics', International Journal of Engineering and Technology(UAE), vol. 7, pp. 105-108.

    Design of high-speed multiplier architecture based on vedic mathematics. / Chaitanya, C. V.S.; Sundaresan, C.; Venkateswaran, P. R.; Prasad, Keerthana; Siva Ramakrishna, V.

    In: International Journal of Engineering and Technology(UAE), Vol. 7, 01.01.2018, p. 105-108.

    Research output: Contribution to journalArticle

    TY - JOUR

    T1 - Design of high-speed multiplier architecture based on vedic mathematics

    AU - Chaitanya, C. V.S.

    AU - Sundaresan, C.

    AU - Venkateswaran, P. R.

    AU - Prasad, Keerthana

    AU - Siva Ramakrishna, V.

    PY - 2018/1/1

    Y1 - 2018/1/1

    N2 - High speed and efficient multipliers are essential components in today's computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyamsutra of Vedic Multiplication has been presented in this paper. The multiplier architecture is implemented using Verilog coding and synthesise during Cadence RTL Compiler. Physical design is implemented using Cadence Encounter RTL-to-GDSII System using standard 180nm technology. The proposed multiplier architecture is compared with the conventional multiplier and the results show significant improvement in speed and power dissipation.

    AB - High speed and efficient multipliers are essential components in today's computational circuits like digital signal processing, algorithms for cryptography and high performance processors. Invariably, almost all processing units will contain hardware multipliers based on some algorithm that fits the application requirement. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. Amongst various methods of multiplication, Vedic multipliers are gaining ground due to their expected improvement in performance. A novel multiplier design for high speed VLSI applications using Urdhva-Tiryagbhyamsutra of Vedic Multiplication has been presented in this paper. The multiplier architecture is implemented using Verilog coding and synthesise during Cadence RTL Compiler. Physical design is implemented using Cadence Encounter RTL-to-GDSII System using standard 180nm technology. The proposed multiplier architecture is compared with the conventional multiplier and the results show significant improvement in speed and power dissipation.

    UR - http://www.scopus.com/inward/record.url?scp=85046348523&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=85046348523&partnerID=8YFLogxK

    M3 - Article

    VL - 7

    SP - 105

    EP - 108

    JO - International Journal of Engineering and Technology(UAE)

    JF - International Journal of Engineering and Technology(UAE)

    SN - 2227-524X

    ER -

    Chaitanya CVS, Sundaresan C, Venkateswaran PR, Prasad K, Siva Ramakrishna V. Design of high-speed multiplier architecture based on vedic mathematics. International Journal of Engineering and Technology(UAE). 2018 Jan 1;7:105-108.