Design of modified booth based multiplier with carry pre-computation

C. V.S. Chaitanya, C. Sundaresan, P. R. Venkateswaran, Keerthana Prasad

    Research output: Contribution to journalArticle

    1 Citation (Scopus)

    Abstract

    Arithmetic unit is the most important component of modern embedded computer systems. Arithmetic unit generally includes floating point and fixed-point arithmetic operations and trigonometric functions. Multipliers units are the most important hardware structures in a complex arithmetic unit. With increase in chip frequency, the designer must be able to find the best set of trade-offs. The ability for faster computation is essential to achieve high performance in many DSP and Graphic processing algorithms and is why there is at least one dedicated Multiplier unit in all of the modern commercial DSP processors. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. A novel modified booth multiplier design for high speed VLSI applications using pre-computation logic has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.

    Original languageEnglish
    Pages (from-to)1048-1055
    Number of pages8
    JournalIndonesian Journal of Electrical Engineering and Computer Science
    Volume13
    Issue number3
    DOIs
    Publication statusPublished - 01-03-2019

    Fingerprint

    Multiplier
    Unit
    Fixed point arithmetic
    Computer hardware description languages
    High Speed
    Trade-offs
    Energy dissipation
    Computer systems
    Electric power utilization
    Circular function
    Floating point
    Hardware
    Compiler
    Power Consumption
    Design
    Dissipation
    Chip
    High Performance
    Processing
    Fixed point

    All Science Journal Classification (ASJC) codes

    • Signal Processing
    • Information Systems
    • Hardware and Architecture
    • Computer Networks and Communications
    • Control and Optimization
    • Electrical and Electronic Engineering

    Cite this

    Chaitanya, C. V.S. ; Sundaresan, C. ; Venkateswaran, P. R. ; Prasad, Keerthana. / Design of modified booth based multiplier with carry pre-computation. In: Indonesian Journal of Electrical Engineering and Computer Science. 2019 ; Vol. 13, No. 3. pp. 1048-1055.
    @article{c6711e0622114bcc8f4384b941981255,
    title = "Design of modified booth based multiplier with carry pre-computation",
    abstract = "Arithmetic unit is the most important component of modern embedded computer systems. Arithmetic unit generally includes floating point and fixed-point arithmetic operations and trigonometric functions. Multipliers units are the most important hardware structures in a complex arithmetic unit. With increase in chip frequency, the designer must be able to find the best set of trade-offs. The ability for faster computation is essential to achieve high performance in many DSP and Graphic processing algorithms and is why there is at least one dedicated Multiplier unit in all of the modern commercial DSP processors. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. A novel modified booth multiplier design for high speed VLSI applications using pre-computation logic has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.",
    author = "Chaitanya, {C. V.S.} and C. Sundaresan and Venkateswaran, {P. R.} and Keerthana Prasad",
    year = "2019",
    month = "3",
    day = "1",
    doi = "10.11591/ijeecs.v13.i3.pp1048-1055",
    language = "English",
    volume = "13",
    pages = "1048--1055",
    journal = "Indonesian Journal of Electrical Engineering and Computer Science",
    issn = "2502-4752",
    publisher = "Institute of Advanced Engineering and Science (IAES)",
    number = "3",

    }

    Design of modified booth based multiplier with carry pre-computation. / Chaitanya, C. V.S.; Sundaresan, C.; Venkateswaran, P. R.; Prasad, Keerthana.

    In: Indonesian Journal of Electrical Engineering and Computer Science, Vol. 13, No. 3, 01.03.2019, p. 1048-1055.

    Research output: Contribution to journalArticle

    TY - JOUR

    T1 - Design of modified booth based multiplier with carry pre-computation

    AU - Chaitanya, C. V.S.

    AU - Sundaresan, C.

    AU - Venkateswaran, P. R.

    AU - Prasad, Keerthana

    PY - 2019/3/1

    Y1 - 2019/3/1

    N2 - Arithmetic unit is the most important component of modern embedded computer systems. Arithmetic unit generally includes floating point and fixed-point arithmetic operations and trigonometric functions. Multipliers units are the most important hardware structures in a complex arithmetic unit. With increase in chip frequency, the designer must be able to find the best set of trade-offs. The ability for faster computation is essential to achieve high performance in many DSP and Graphic processing algorithms and is why there is at least one dedicated Multiplier unit in all of the modern commercial DSP processors. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. A novel modified booth multiplier design for high speed VLSI applications using pre-computation logic has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.

    AB - Arithmetic unit is the most important component of modern embedded computer systems. Arithmetic unit generally includes floating point and fixed-point arithmetic operations and trigonometric functions. Multipliers units are the most important hardware structures in a complex arithmetic unit. With increase in chip frequency, the designer must be able to find the best set of trade-offs. The ability for faster computation is essential to achieve high performance in many DSP and Graphic processing algorithms and is why there is at least one dedicated Multiplier unit in all of the modern commercial DSP processors. Tremendous advances in VLSI technology over the past several years resulted in an increased need for high speed multipliers and compelled the designers to go for trade-offs among speed, power consumption and area. A novel modified booth multiplier design for high speed VLSI applications using pre-computation logic has been presented in this paper. The proposed architecture modeled using Verilog HDL, simulated using Cadence NCSIM and synthesized using Cadence RTL Compiler with 65nm TSMC library.The proposed multiplier architecture is compared with the existing multipliers and the results show significant improvement in speed and power dissipation.

    UR - http://www.scopus.com/inward/record.url?scp=85063160666&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=85063160666&partnerID=8YFLogxK

    U2 - 10.11591/ijeecs.v13.i3.pp1048-1055

    DO - 10.11591/ijeecs.v13.i3.pp1048-1055

    M3 - Article

    AN - SCOPUS:85063160666

    VL - 13

    SP - 1048

    EP - 1055

    JO - Indonesian Journal of Electrical Engineering and Computer Science

    JF - Indonesian Journal of Electrical Engineering and Computer Science

    SN - 2502-4752

    IS - 3

    ER -