High Linearity BiCMOS Multiplier/Transconductor Structures

Nabil I. Khachab, Abdul Aziz Al-Saqer, Joji G. Varghese

Research output: Contribution to journalArticle

2 Citations (Scopus)

Abstract

A new wide-input range BiCMOS analog multiplier is proposed based on the triode and saturation region operation of the MOS transistors. The new circuit can also be reconfigured to operate as a versatile Operational Transconductance Amplifier, OTA, with independent current bias control for N stages. The novel design involves the use of attenuators at the input stage to boost the input linear range. It also utilizes a high output impedance subtractor setup at the output stage to obtain a single-ended output. The new circuit is characterized by its large input range, its high linearity and ability to operate at low voltages as well as high frequencies. HSPICE simulation results of the circuit, using the MOSIS 2 μm process parameters, resulted in an input range of ± 4 V (± 5 V supply), ± 1.9 V (± 3 V supply) and ± 1 V (± 2 V supply), with linearity error less than 0.5%. It's usages in certain analog signal processing applications are also discussed.

Original languageEnglish
Pages (from-to)47-61
Number of pages15
JournalAnalog Integrated Circuits and Signal Processing
Volume16
Issue number1
DOIs
Publication statusPublished - 01-01-1998
Externally publishedYes

Fingerprint

Networks (circuits)
Triodes
Bias currents
Operational amplifiers
MOSFET devices
Signal processing
Electric potential

All Science Journal Classification (ASJC) codes

  • Signal Processing
  • Hardware and Architecture
  • Surfaces, Coatings and Films

Cite this

Khachab, Nabil I. ; Al-Saqer, Abdul Aziz ; Varghese, Joji G. / High Linearity BiCMOS Multiplier/Transconductor Structures. In: Analog Integrated Circuits and Signal Processing. 1998 ; Vol. 16, No. 1. pp. 47-61.
@article{84d84427e1f14978b97d866d0cdb5807,
title = "High Linearity BiCMOS Multiplier/Transconductor Structures",
abstract = "A new wide-input range BiCMOS analog multiplier is proposed based on the triode and saturation region operation of the MOS transistors. The new circuit can also be reconfigured to operate as a versatile Operational Transconductance Amplifier, OTA, with independent current bias control for N stages. The novel design involves the use of attenuators at the input stage to boost the input linear range. It also utilizes a high output impedance subtractor setup at the output stage to obtain a single-ended output. The new circuit is characterized by its large input range, its high linearity and ability to operate at low voltages as well as high frequencies. HSPICE simulation results of the circuit, using the MOSIS 2 μm process parameters, resulted in an input range of ± 4 V (± 5 V supply), ± 1.9 V (± 3 V supply) and ± 1 V (± 2 V supply), with linearity error less than 0.5{\%}. It's usages in certain analog signal processing applications are also discussed.",
author = "Khachab, {Nabil I.} and Al-Saqer, {Abdul Aziz} and Varghese, {Joji G.}",
year = "1998",
month = "1",
day = "1",
doi = "10.1023/A:1008269918363",
language = "English",
volume = "16",
pages = "47--61",
journal = "Analog Integrated Circuits and Signal Processing",
issn = "0925-1030",
publisher = "Springer Netherlands",
number = "1",

}

High Linearity BiCMOS Multiplier/Transconductor Structures. / Khachab, Nabil I.; Al-Saqer, Abdul Aziz; Varghese, Joji G.

In: Analog Integrated Circuits and Signal Processing, Vol. 16, No. 1, 01.01.1998, p. 47-61.

Research output: Contribution to journalArticle

TY - JOUR

T1 - High Linearity BiCMOS Multiplier/Transconductor Structures

AU - Khachab, Nabil I.

AU - Al-Saqer, Abdul Aziz

AU - Varghese, Joji G.

PY - 1998/1/1

Y1 - 1998/1/1

N2 - A new wide-input range BiCMOS analog multiplier is proposed based on the triode and saturation region operation of the MOS transistors. The new circuit can also be reconfigured to operate as a versatile Operational Transconductance Amplifier, OTA, with independent current bias control for N stages. The novel design involves the use of attenuators at the input stage to boost the input linear range. It also utilizes a high output impedance subtractor setup at the output stage to obtain a single-ended output. The new circuit is characterized by its large input range, its high linearity and ability to operate at low voltages as well as high frequencies. HSPICE simulation results of the circuit, using the MOSIS 2 μm process parameters, resulted in an input range of ± 4 V (± 5 V supply), ± 1.9 V (± 3 V supply) and ± 1 V (± 2 V supply), with linearity error less than 0.5%. It's usages in certain analog signal processing applications are also discussed.

AB - A new wide-input range BiCMOS analog multiplier is proposed based on the triode and saturation region operation of the MOS transistors. The new circuit can also be reconfigured to operate as a versatile Operational Transconductance Amplifier, OTA, with independent current bias control for N stages. The novel design involves the use of attenuators at the input stage to boost the input linear range. It also utilizes a high output impedance subtractor setup at the output stage to obtain a single-ended output. The new circuit is characterized by its large input range, its high linearity and ability to operate at low voltages as well as high frequencies. HSPICE simulation results of the circuit, using the MOSIS 2 μm process parameters, resulted in an input range of ± 4 V (± 5 V supply), ± 1.9 V (± 3 V supply) and ± 1 V (± 2 V supply), with linearity error less than 0.5%. It's usages in certain analog signal processing applications are also discussed.

UR - http://www.scopus.com/inward/record.url?scp=0032050061&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=0032050061&partnerID=8YFLogxK

U2 - 10.1023/A:1008269918363

DO - 10.1023/A:1008269918363

M3 - Article

AN - SCOPUS:0032050061

VL - 16

SP - 47

EP - 61

JO - Analog Integrated Circuits and Signal Processing

JF - Analog Integrated Circuits and Signal Processing

SN - 0925-1030

IS - 1

ER -