Implementation of low power sram cell structure at deep submicron technologies

Yedukondala Rao Veeranki, Damarla Paradhasaradhi, G. Madan Sankar Reddy, Kuppa Pm Siva Kumar

Research output: Contribution to journalArticle

Abstract

SRAM (Static Random Access Memory) is an significant component in memory devices where refresh operation required. To achieve high speed, SRAM has been used in most of the SOC chips. To get high reliability and low power consumptions in various applications a low power Static RAM is needed. This paper concentrates on reducing the dissipation of power during write operation in CMOS Static RAM cell for various frequencies. Here different cell SRAM cell structures like single bit SRAM, Stable SRAM cell respectively implemented and those are compared with the proposed SRAM Cell construction. Generally, power indulgence happens through the write operation because of charging and dis-charging of the SRAM Cell bit line, it is the major problem in the Static RAM cell. In this work, the Static RAM cell proposed which operates at low power compared to existing models. The comparative analysis performed in the DSCH and Microwind tools by applying technology node as 180nm.

Original languageEnglish
Pages (from-to)2182-2190
Number of pages9
JournalJournal of Theoretical and Applied Information Technology
Volume95
Issue number10
Publication statusPublished - 01-01-2017
Externally publishedYes

Fingerprint

Random Access
Data storage equipment
Cell
Random access storage
Electric power utilization
Comparative Analysis
Power Consumption
Dissipation
High Speed
Chip
Line
Vertex of a graph

All Science Journal Classification (ASJC) codes

  • Theoretical Computer Science
  • Computer Science(all)

Cite this

Veeranki, Y. R., Paradhasaradhi, D., Reddy, G. M. S., & Siva Kumar, K. P. (2017). Implementation of low power sram cell structure at deep submicron technologies. Journal of Theoretical and Applied Information Technology, 95(10), 2182-2190.
Veeranki, Yedukondala Rao ; Paradhasaradhi, Damarla ; Reddy, G. Madan Sankar ; Siva Kumar, Kuppa Pm. / Implementation of low power sram cell structure at deep submicron technologies. In: Journal of Theoretical and Applied Information Technology. 2017 ; Vol. 95, No. 10. pp. 2182-2190.
@article{3ddd0824451d4492b7b4dc1358c4696a,
title = "Implementation of low power sram cell structure at deep submicron technologies",
abstract = "SRAM (Static Random Access Memory) is an significant component in memory devices where refresh operation required. To achieve high speed, SRAM has been used in most of the SOC chips. To get high reliability and low power consumptions in various applications a low power Static RAM is needed. This paper concentrates on reducing the dissipation of power during write operation in CMOS Static RAM cell for various frequencies. Here different cell SRAM cell structures like single bit SRAM, Stable SRAM cell respectively implemented and those are compared with the proposed SRAM Cell construction. Generally, power indulgence happens through the write operation because of charging and dis-charging of the SRAM Cell bit line, it is the major problem in the Static RAM cell. In this work, the Static RAM cell proposed which operates at low power compared to existing models. The comparative analysis performed in the DSCH and Microwind tools by applying technology node as 180nm.",
author = "Veeranki, {Yedukondala Rao} and Damarla Paradhasaradhi and Reddy, {G. Madan Sankar} and {Siva Kumar}, {Kuppa Pm}",
year = "2017",
month = "1",
day = "1",
language = "English",
volume = "95",
pages = "2182--2190",
journal = "Journal of Theoretical and Applied Information Technology",
issn = "1992-8645",
publisher = "Asian Research Publishing Network (ARPN)",
number = "10",

}

Veeranki, YR, Paradhasaradhi, D, Reddy, GMS & Siva Kumar, KP 2017, 'Implementation of low power sram cell structure at deep submicron technologies', Journal of Theoretical and Applied Information Technology, vol. 95, no. 10, pp. 2182-2190.

Implementation of low power sram cell structure at deep submicron technologies. / Veeranki, Yedukondala Rao; Paradhasaradhi, Damarla; Reddy, G. Madan Sankar; Siva Kumar, Kuppa Pm.

In: Journal of Theoretical and Applied Information Technology, Vol. 95, No. 10, 01.01.2017, p. 2182-2190.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Implementation of low power sram cell structure at deep submicron technologies

AU - Veeranki, Yedukondala Rao

AU - Paradhasaradhi, Damarla

AU - Reddy, G. Madan Sankar

AU - Siva Kumar, Kuppa Pm

PY - 2017/1/1

Y1 - 2017/1/1

N2 - SRAM (Static Random Access Memory) is an significant component in memory devices where refresh operation required. To achieve high speed, SRAM has been used in most of the SOC chips. To get high reliability and low power consumptions in various applications a low power Static RAM is needed. This paper concentrates on reducing the dissipation of power during write operation in CMOS Static RAM cell for various frequencies. Here different cell SRAM cell structures like single bit SRAM, Stable SRAM cell respectively implemented and those are compared with the proposed SRAM Cell construction. Generally, power indulgence happens through the write operation because of charging and dis-charging of the SRAM Cell bit line, it is the major problem in the Static RAM cell. In this work, the Static RAM cell proposed which operates at low power compared to existing models. The comparative analysis performed in the DSCH and Microwind tools by applying technology node as 180nm.

AB - SRAM (Static Random Access Memory) is an significant component in memory devices where refresh operation required. To achieve high speed, SRAM has been used in most of the SOC chips. To get high reliability and low power consumptions in various applications a low power Static RAM is needed. This paper concentrates on reducing the dissipation of power during write operation in CMOS Static RAM cell for various frequencies. Here different cell SRAM cell structures like single bit SRAM, Stable SRAM cell respectively implemented and those are compared with the proposed SRAM Cell construction. Generally, power indulgence happens through the write operation because of charging and dis-charging of the SRAM Cell bit line, it is the major problem in the Static RAM cell. In this work, the Static RAM cell proposed which operates at low power compared to existing models. The comparative analysis performed in the DSCH and Microwind tools by applying technology node as 180nm.

UR - http://www.scopus.com/inward/record.url?scp=85020225615&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85020225615&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:85020225615

VL - 95

SP - 2182

EP - 2190

JO - Journal of Theoretical and Applied Information Technology

JF - Journal of Theoretical and Applied Information Technology

SN - 1992-8645

IS - 10

ER -