Low-area low-power parallel prefix adder based on modified ling equations

Rohan Pinto, Kumara Shama

Research output: Contribution to journalArticle

Abstract

For the design and implementation of general purpose processors, addition plays an important role. Speed of an adder is one of the key factor that influences the performance of the system. Parallel prefix adders are one of the best solution for this, they are also suitable for VLSI implementation. Here in this paper parallel prefix adders based on modified ling equation have been proposed for 8-bit, 16-bit and 32-bit. Logic gates can be reduced using the proposed method that leads to reduction of area and power. The proposed adder is implemented using 90 nm and 180nm CMOS technology and compared with, other adopted adders. Synthesis results reveal that the proposed adder can achieve minimum area saving of 10% and power saving of 6%.

Original languageEnglish
Pages (from-to)8935-8943
Number of pages9
JournalInternational Journal of Control Theory and Applications
Volume9
Issue number18
Publication statusPublished - 2016

Fingerprint

Adders
Logic gates

All Science Journal Classification (ASJC) codes

  • Computer Science(all)

Cite this

@article{6dc5526bf3714b669f6548ab5cd6abbc,
title = "Low-area low-power parallel prefix adder based on modified ling equations",
abstract = "For the design and implementation of general purpose processors, addition plays an important role. Speed of an adder is one of the key factor that influences the performance of the system. Parallel prefix adders are one of the best solution for this, they are also suitable for VLSI implementation. Here in this paper parallel prefix adders based on modified ling equation have been proposed for 8-bit, 16-bit and 32-bit. Logic gates can be reduced using the proposed method that leads to reduction of area and power. The proposed adder is implemented using 90 nm and 180nm CMOS technology and compared with, other adopted adders. Synthesis results reveal that the proposed adder can achieve minimum area saving of 10{\%} and power saving of 6{\%}.",
author = "Rohan Pinto and Kumara Shama",
year = "2016",
language = "English",
volume = "9",
pages = "8935--8943",
journal = "International Journal of Control Theory and Applications",
issn = "0974-5572",
publisher = "Serials Publications",
number = "18",

}

Low-area low-power parallel prefix adder based on modified ling equations. / Pinto, Rohan; Shama, Kumara.

In: International Journal of Control Theory and Applications, Vol. 9, No. 18, 2016, p. 8935-8943.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Low-area low-power parallel prefix adder based on modified ling equations

AU - Pinto, Rohan

AU - Shama, Kumara

PY - 2016

Y1 - 2016

N2 - For the design and implementation of general purpose processors, addition plays an important role. Speed of an adder is one of the key factor that influences the performance of the system. Parallel prefix adders are one of the best solution for this, they are also suitable for VLSI implementation. Here in this paper parallel prefix adders based on modified ling equation have been proposed for 8-bit, 16-bit and 32-bit. Logic gates can be reduced using the proposed method that leads to reduction of area and power. The proposed adder is implemented using 90 nm and 180nm CMOS technology and compared with, other adopted adders. Synthesis results reveal that the proposed adder can achieve minimum area saving of 10% and power saving of 6%.

AB - For the design and implementation of general purpose processors, addition plays an important role. Speed of an adder is one of the key factor that influences the performance of the system. Parallel prefix adders are one of the best solution for this, they are also suitable for VLSI implementation. Here in this paper parallel prefix adders based on modified ling equation have been proposed for 8-bit, 16-bit and 32-bit. Logic gates can be reduced using the proposed method that leads to reduction of area and power. The proposed adder is implemented using 90 nm and 180nm CMOS technology and compared with, other adopted adders. Synthesis results reveal that the proposed adder can achieve minimum area saving of 10% and power saving of 6%.

UR - http://www.scopus.com/inward/record.url?scp=85006340431&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85006340431&partnerID=8YFLogxK

M3 - Article

VL - 9

SP - 8935

EP - 8943

JO - International Journal of Control Theory and Applications

JF - International Journal of Control Theory and Applications

SN - 0974-5572

IS - 18

ER -