# Mathematical modeling of binary adders for logic level and gate count

C. Sundaresan, Somashekara Bhat, P. R. Venkateswaran

Research output: Contribution to journalArticle

### Abstract

Addition plays an important role in many applications. A wide range of binary adders are available in the literature, but most of them do not give a critical information gate count. In this paper, we propose generic mathematical equations in terms of logical level and gate count of binary adders around which further improvements have been attempted. These generic mathematical equations aid architect or researcher to quickly estimate the delay, and area for a given design. Using these mathematical equations, a software can be developed to choose a right design for the given constraint.

Original language English 905-916 12 Journal of Advanced Research in Dynamical and Control Systems 2017 Special Issue 15 Published - 01-12-2017

### All Science Journal Classification (ASJC) codes

• Computer Science(all)
• Engineering(all)

### Cite this

Sundaresan, C., Bhat, S., & Venkateswaran, P. R. (2017). Mathematical modeling of binary adders for logic level and gate count. Journal of Advanced Research in Dynamical and Control Systems, 2017(Special Issue 15), 905-916.
Sundaresan, C. ; Bhat, Somashekara ; Venkateswaran, P. R. / Mathematical modeling of binary adders for logic level and gate count. In: Journal of Advanced Research in Dynamical and Control Systems. 2017 ; Vol. 2017, No. Special Issue 15. pp. 905-916.
@article{af5cf56944764a1d8fefe5661942ebc0,
title = "Mathematical modeling of binary adders for logic level and gate count",
abstract = "Addition plays an important role in many applications. A wide range of binary adders are available in the literature, but most of them do not give a critical information gate count. In this paper, we propose generic mathematical equations in terms of logical level and gate count of binary adders around which further improvements have been attempted. These generic mathematical equations aid architect or researcher to quickly estimate the delay, and area for a given design. Using these mathematical equations, a software can be developed to choose a right design for the given constraint.",
author = "C. Sundaresan and Somashekara Bhat and Venkateswaran, {P. R.}",
year = "2017",
month = "12",
day = "1",
language = "English",
volume = "2017",
pages = "905--916",
journal = "Journal of Advanced Research in Dynamical and Control Systems",
issn = "1943-023X",
publisher = "Institute of Advanced Scientific Research",
number = "Special Issue 15",

}

Sundaresan, C, Bhat, S & Venkateswaran, PR 2017, 'Mathematical modeling of binary adders for logic level and gate count', Journal of Advanced Research in Dynamical and Control Systems, vol. 2017, no. Special Issue 15, pp. 905-916.

Mathematical modeling of binary adders for logic level and gate count. / Sundaresan, C.; Bhat, Somashekara; Venkateswaran, P. R.

In: Journal of Advanced Research in Dynamical and Control Systems, Vol. 2017, No. Special Issue 15, 01.12.2017, p. 905-916.

Research output: Contribution to journalArticle

TY - JOUR

T1 - Mathematical modeling of binary adders for logic level and gate count

AU - Sundaresan, C.

AU - Bhat, Somashekara

AU - Venkateswaran, P. R.

PY - 2017/12/1

Y1 - 2017/12/1

N2 - Addition plays an important role in many applications. A wide range of binary adders are available in the literature, but most of them do not give a critical information gate count. In this paper, we propose generic mathematical equations in terms of logical level and gate count of binary adders around which further improvements have been attempted. These generic mathematical equations aid architect or researcher to quickly estimate the delay, and area for a given design. Using these mathematical equations, a software can be developed to choose a right design for the given constraint.

AB - Addition plays an important role in many applications. A wide range of binary adders are available in the literature, but most of them do not give a critical information gate count. In this paper, we propose generic mathematical equations in terms of logical level and gate count of binary adders around which further improvements have been attempted. These generic mathematical equations aid architect or researcher to quickly estimate the delay, and area for a given design. Using these mathematical equations, a software can be developed to choose a right design for the given constraint.

UR - http://www.scopus.com/inward/record.url?scp=85043771477&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85043771477&partnerID=8YFLogxK

M3 - Article

AN - SCOPUS:85043771477

VL - 2017

SP - 905

EP - 916

JO - Journal of Advanced Research in Dynamical and Control Systems

JF - Journal of Advanced Research in Dynamical and Control Systems

SN - 1943-023X

IS - Special Issue 15

ER -