New Reverse converters for the four-moduli set {2 n ,2 n -1,2 n +1,2 n-1 -1} for n even

P. S. Phalguna, Dattaguru V. Kamat, P. V.Ananda Mohan

Research output: Contribution to journalConference article

Abstract

In this paper, two reverse converters for the four-moduli set {2 n ,2 n -1,2 n +1,2 n-1 -1} are described. One of these is based on Mixed Radix Conversion (MRC). Another converter is based on two-stage MRC in which two pairs of moduli are considered and intermediate results are obtained using MRC. A second stage uses MRC to obtain the final decoded number from these intermediate results. Both the converters are compared with previously reported converter for this moduli set regarding hardware resources and conversion time. Synthesis results on FPGA and ASIC are also presented.

Original languageEnglish
Article number8623892
Pages (from-to)416-419
Number of pages4
JournalMidwest Symposium on Circuits and Systems
Volume2019-January
DOIs
Publication statusPublished - 01-01-2019
Event61st IEEE International Midwest Symposium on Circuits and Systems, MWSCAS 2018 - Windsor, Canada
Duration: 05-08-201808-08-2018

Fingerprint

Application specific integrated circuits
Field programmable gate arrays (FPGA)
Hardware

All Science Journal Classification (ASJC) codes

  • Electronic, Optical and Magnetic Materials
  • Electrical and Electronic Engineering

Cite this

@article{ddea8526c0c44600a37e1c29f42e2b7c,
title = "New Reverse converters for the four-moduli set {2 n ,2 n -1,2 n +1,2 n-1 -1} for n even",
abstract = "In this paper, two reverse converters for the four-moduli set {2 n ,2 n -1,2 n +1,2 n-1 -1} are described. One of these is based on Mixed Radix Conversion (MRC). Another converter is based on two-stage MRC in which two pairs of moduli are considered and intermediate results are obtained using MRC. A second stage uses MRC to obtain the final decoded number from these intermediate results. Both the converters are compared with previously reported converter for this moduli set regarding hardware resources and conversion time. Synthesis results on FPGA and ASIC are also presented.",
author = "Phalguna, {P. S.} and Kamat, {Dattaguru V.} and Mohan, {P. V.Ananda}",
year = "2019",
month = "1",
day = "1",
doi = "10.1109/MWSCAS.2018.8623892",
language = "English",
volume = "2019-January",
pages = "416--419",
journal = "Midwest Symposium on Circuits and Systems",
issn = "1548-3746",
publisher = "Institute of Electrical and Electronics Engineers Inc.",

}

New Reverse converters for the four-moduli set {2 n ,2 n -1,2 n +1,2 n-1 -1} for n even. / Phalguna, P. S.; Kamat, Dattaguru V.; Mohan, P. V.Ananda.

In: Midwest Symposium on Circuits and Systems, Vol. 2019-January, 8623892, 01.01.2019, p. 416-419.

Research output: Contribution to journalConference article

TY - JOUR

T1 - New Reverse converters for the four-moduli set {2 n ,2 n -1,2 n +1,2 n-1 -1} for n even

AU - Phalguna, P. S.

AU - Kamat, Dattaguru V.

AU - Mohan, P. V.Ananda

PY - 2019/1/1

Y1 - 2019/1/1

N2 - In this paper, two reverse converters for the four-moduli set {2 n ,2 n -1,2 n +1,2 n-1 -1} are described. One of these is based on Mixed Radix Conversion (MRC). Another converter is based on two-stage MRC in which two pairs of moduli are considered and intermediate results are obtained using MRC. A second stage uses MRC to obtain the final decoded number from these intermediate results. Both the converters are compared with previously reported converter for this moduli set regarding hardware resources and conversion time. Synthesis results on FPGA and ASIC are also presented.

AB - In this paper, two reverse converters for the four-moduli set {2 n ,2 n -1,2 n +1,2 n-1 -1} are described. One of these is based on Mixed Radix Conversion (MRC). Another converter is based on two-stage MRC in which two pairs of moduli are considered and intermediate results are obtained using MRC. A second stage uses MRC to obtain the final decoded number from these intermediate results. Both the converters are compared with previously reported converter for this moduli set regarding hardware resources and conversion time. Synthesis results on FPGA and ASIC are also presented.

UR - http://www.scopus.com/inward/record.url?scp=85064607252&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85064607252&partnerID=8YFLogxK

U2 - 10.1109/MWSCAS.2018.8623892

DO - 10.1109/MWSCAS.2018.8623892

M3 - Conference article

AN - SCOPUS:85064607252

VL - 2019-January

SP - 416

EP - 419

JO - Midwest Symposium on Circuits and Systems

JF - Midwest Symposium on Circuits and Systems

SN - 1548-3746

M1 - 8623892

ER -