Novel method of digital clock frequency multiplication and division using floating point arithmetic

Sundaresan Chidambaram, Vishnu Satya Chaitanya

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    Abstract

    A digital clock frequency multiplier, divisor using floating point arithmetic which generates the output clock with almost zero frequency error has been presented. The circuit has an unbounded multiplication and division factor range and low lock time. A low power mechanism has been incorporated to ensure that the overall power consumption of the circuit is less. The circuit has been designed in TSMC 65nm CMOS process for an input reference time of 0.01ns and has been verified with random multiplication factor values.

    Original languageEnglish
    Title of host publicationProceedings - 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013
    Pages592-595
    Number of pages4
    DOIs
    Publication statusPublished - 20-05-2013
    Event4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013 - Bangkok, Thailand
    Duration: 29-01-201331-01-2013

    Conference

    Conference4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013
    CountryThailand
    CityBangkok
    Period29-01-1331-01-13

    Fingerprint

    Digital arithmetic
    Floating-point Arithmetic
    Clocks
    Division
    Multiplication
    Networks (circuits)
    Frequency multiplying circuits
    Divisor
    Power Consumption
    Multiplier
    Electric power utilization
    Output
    Zero
    Range of data

    All Science Journal Classification (ASJC) codes

    • Artificial Intelligence
    • Software
    • Modelling and Simulation
    • Theoretical Computer Science

    Cite this

    Chidambaram, S., & Chaitanya, V. S. (2013). Novel method of digital clock frequency multiplication and division using floating point arithmetic. In Proceedings - 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013 (pp. 592-595). [6498340] https://doi.org/10.1109/ISMS.2013.22
    Chidambaram, Sundaresan ; Chaitanya, Vishnu Satya. / Novel method of digital clock frequency multiplication and division using floating point arithmetic. Proceedings - 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013. 2013. pp. 592-595
    @inproceedings{07e9b21015414cd09ee0a83d33f37217,
    title = "Novel method of digital clock frequency multiplication and division using floating point arithmetic",
    abstract = "A digital clock frequency multiplier, divisor using floating point arithmetic which generates the output clock with almost zero frequency error has been presented. The circuit has an unbounded multiplication and division factor range and low lock time. A low power mechanism has been incorporated to ensure that the overall power consumption of the circuit is less. The circuit has been designed in TSMC 65nm CMOS process for an input reference time of 0.01ns and has been verified with random multiplication factor values.",
    author = "Sundaresan Chidambaram and Chaitanya, {Vishnu Satya}",
    year = "2013",
    month = "5",
    day = "20",
    doi = "10.1109/ISMS.2013.22",
    language = "English",
    isbn = "9780769549637",
    pages = "592--595",
    booktitle = "Proceedings - 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013",

    }

    Chidambaram, S & Chaitanya, VS 2013, Novel method of digital clock frequency multiplication and division using floating point arithmetic. in Proceedings - 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013., 6498340, pp. 592-595, 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013, Bangkok, Thailand, 29-01-13. https://doi.org/10.1109/ISMS.2013.22

    Novel method of digital clock frequency multiplication and division using floating point arithmetic. / Chidambaram, Sundaresan; Chaitanya, Vishnu Satya.

    Proceedings - 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013. 2013. p. 592-595 6498340.

    Research output: Chapter in Book/Report/Conference proceedingConference contribution

    TY - GEN

    T1 - Novel method of digital clock frequency multiplication and division using floating point arithmetic

    AU - Chidambaram, Sundaresan

    AU - Chaitanya, Vishnu Satya

    PY - 2013/5/20

    Y1 - 2013/5/20

    N2 - A digital clock frequency multiplier, divisor using floating point arithmetic which generates the output clock with almost zero frequency error has been presented. The circuit has an unbounded multiplication and division factor range and low lock time. A low power mechanism has been incorporated to ensure that the overall power consumption of the circuit is less. The circuit has been designed in TSMC 65nm CMOS process for an input reference time of 0.01ns and has been verified with random multiplication factor values.

    AB - A digital clock frequency multiplier, divisor using floating point arithmetic which generates the output clock with almost zero frequency error has been presented. The circuit has an unbounded multiplication and division factor range and low lock time. A low power mechanism has been incorporated to ensure that the overall power consumption of the circuit is less. The circuit has been designed in TSMC 65nm CMOS process for an input reference time of 0.01ns and has been verified with random multiplication factor values.

    UR - http://www.scopus.com/inward/record.url?scp=84877770210&partnerID=8YFLogxK

    UR - http://www.scopus.com/inward/citedby.url?scp=84877770210&partnerID=8YFLogxK

    U2 - 10.1109/ISMS.2013.22

    DO - 10.1109/ISMS.2013.22

    M3 - Conference contribution

    AN - SCOPUS:84877770210

    SN - 9780769549637

    SP - 592

    EP - 595

    BT - Proceedings - 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013

    ER -

    Chidambaram S, Chaitanya VS. Novel method of digital clock frequency multiplication and division using floating point arithmetic. In Proceedings - 4th International Conference on Intelligent Systems, Modelling and Simulation, ISMS 2013. 2013. p. 592-595. 6498340 https://doi.org/10.1109/ISMS.2013.22