On and off chip capacitor free, fast response, low drop-out voltage regulator

Guruprasad, Kumara Shama

Research output: Contribution to journalArticle

Abstract

A low drop-out [LDO] voltage regulator with fast transient response which does not require a capacitor for proper operation is proposed in this paper. Recent cap-less LDOs do not use off chip capacitor but instead they use on chip capacitor which occupy a large area on the chip. In the proposed LDO, this on chip capacitor is also avoided. A novel secondary local feedback technique is introduced which helps to achieve a good transient response even in the absence of output capacitor. Further an error amplifier that does need compensation capacitor is selected to reduce the on chip area. Stability analysis shows that the proposed LDO is stable with a phase margin of 78. The proposed LDO is laid out using Cadence Virtuoso in 180 nm standard CMOS technology. Post layout simulation is carried out and LDO gives 6mV/V and 360µV/mA line and load regulation respectively. An undershoot of 120 mV is observed during the load transition from 0 mA to 50 mA in 1 µs transition time, however LDO is able to recover within 1.4 µs. Since capacitor is not required in any part of design, it occupies only 0.010824 mm2 area on the chip.

Original languageEnglish
Pages (from-to)159-165
Number of pages7
JournalInternational Journal of Electronics and Telecommunications
Volume65
Issue number2
DOIs
Publication statusPublished - 01-01-2019

Fingerprint

Voltage regulators
Capacitors
Transient analysis
Feedback

All Science Journal Classification (ASJC) codes

  • Computer Networks and Communications
  • Electrical and Electronic Engineering

Cite this

@article{345c4188db24448d969eb1bc722d5fc3,
title = "On and off chip capacitor free, fast response, low drop-out voltage regulator",
abstract = "A low drop-out [LDO] voltage regulator with fast transient response which does not require a capacitor for proper operation is proposed in this paper. Recent cap-less LDOs do not use off chip capacitor but instead they use on chip capacitor which occupy a large area on the chip. In the proposed LDO, this on chip capacitor is also avoided. A novel secondary local feedback technique is introduced which helps to achieve a good transient response even in the absence of output capacitor. Further an error amplifier that does need compensation capacitor is selected to reduce the on chip area. Stability analysis shows that the proposed LDO is stable with a phase margin of 78◦. The proposed LDO is laid out using Cadence Virtuoso in 180 nm standard CMOS technology. Post layout simulation is carried out and LDO gives 6mV/V and 360µV/mA line and load regulation respectively. An undershoot of 120 mV is observed during the load transition from 0 mA to 50 mA in 1 µs transition time, however LDO is able to recover within 1.4 µs. Since capacitor is not required in any part of design, it occupies only 0.010824 mm2 area on the chip.",
author = "Guruprasad and Kumara Shama",
year = "2019",
month = "1",
day = "1",
doi = "10.24425/ijet.2019.126296",
language = "English",
volume = "65",
pages = "159--165",
journal = "International Journal of Electronics and Telecommunications",
issn = "2081-8491",
publisher = "De Gruyter Open Ltd.",
number = "2",

}

On and off chip capacitor free, fast response, low drop-out voltage regulator. / Guruprasad, ; Shama, Kumara.

In: International Journal of Electronics and Telecommunications, Vol. 65, No. 2, 01.01.2019, p. 159-165.

Research output: Contribution to journalArticle

TY - JOUR

T1 - On and off chip capacitor free, fast response, low drop-out voltage regulator

AU - Guruprasad,

AU - Shama, Kumara

PY - 2019/1/1

Y1 - 2019/1/1

N2 - A low drop-out [LDO] voltage regulator with fast transient response which does not require a capacitor for proper operation is proposed in this paper. Recent cap-less LDOs do not use off chip capacitor but instead they use on chip capacitor which occupy a large area on the chip. In the proposed LDO, this on chip capacitor is also avoided. A novel secondary local feedback technique is introduced which helps to achieve a good transient response even in the absence of output capacitor. Further an error amplifier that does need compensation capacitor is selected to reduce the on chip area. Stability analysis shows that the proposed LDO is stable with a phase margin of 78◦. The proposed LDO is laid out using Cadence Virtuoso in 180 nm standard CMOS technology. Post layout simulation is carried out and LDO gives 6mV/V and 360µV/mA line and load regulation respectively. An undershoot of 120 mV is observed during the load transition from 0 mA to 50 mA in 1 µs transition time, however LDO is able to recover within 1.4 µs. Since capacitor is not required in any part of design, it occupies only 0.010824 mm2 area on the chip.

AB - A low drop-out [LDO] voltage regulator with fast transient response which does not require a capacitor for proper operation is proposed in this paper. Recent cap-less LDOs do not use off chip capacitor but instead they use on chip capacitor which occupy a large area on the chip. In the proposed LDO, this on chip capacitor is also avoided. A novel secondary local feedback technique is introduced which helps to achieve a good transient response even in the absence of output capacitor. Further an error amplifier that does need compensation capacitor is selected to reduce the on chip area. Stability analysis shows that the proposed LDO is stable with a phase margin of 78◦. The proposed LDO is laid out using Cadence Virtuoso in 180 nm standard CMOS technology. Post layout simulation is carried out and LDO gives 6mV/V and 360µV/mA line and load regulation respectively. An undershoot of 120 mV is observed during the load transition from 0 mA to 50 mA in 1 µs transition time, however LDO is able to recover within 1.4 µs. Since capacitor is not required in any part of design, it occupies only 0.010824 mm2 area on the chip.

UR - http://www.scopus.com/inward/record.url?scp=85067255496&partnerID=8YFLogxK

UR - http://www.scopus.com/inward/citedby.url?scp=85067255496&partnerID=8YFLogxK

U2 - 10.24425/ijet.2019.126296

DO - 10.24425/ijet.2019.126296

M3 - Article

AN - SCOPUS:85067255496

VL - 65

SP - 159

EP - 165

JO - International Journal of Electronics and Telecommunications

JF - International Journal of Electronics and Telecommunications

SN - 2081-8491

IS - 2

ER -